

# ZigBit 900 OEM Modules

**MNZB-900-B0** (REVISION 1.0)

Ultra-Compact 868MHz/915MHz IEEE 802.15.4/ZigBee Modules for Wireless Networking Applications



Product Datasheet Preliminary Version

# **Mesh**Îetics

# **Table of Contents**

Summary	3
Applications	3
Key features	3
Benefits	
Abbreviations and Acronyms	4
ZigBit 900 Module Overview	
Specifications	7
Absolute Maximum Ratings**	8
Physical/Environmental Characteristics and Outline	9
Pin Configuration	
Mounting Information	14
Soldering Profile	14
Antenna Reference Design	15
Related Documents	15
Ordering Information	16
Disclaimer	18
Trademarks	
Technical Support	18
Contact Information	18

# Summary

ZigBit 900 is an ultra-compact, extended range, low-powered, high-sensitivity 868MHz/915MHz IEEE 802.15.4/ZigBee OEM module from MeshNetics. ZigBit 900 modules eliminate the need for costly and time-consuming RF development, and shorten time to market for a wide range of wireless applications.

This module is the latest addition to the ZigBit family also represented by 2.4GHz modules ZDM-A1281-A2 (MNZB-24-A2), ZDM-A1281-B0 (MNZB-24-B0) [1], [2], and ZDM-A1281-PN/PN0 (MNZB-A24-UFL/U0) [3].

# Applications

ZigBit 900 module ships with robust IEEE 802.15.4/ZigBee stack that supports a self-healing, self-organizing mesh network, while optimizing network traffic and minimizing power consumption. MeshNetics offers three stack configurations: BitCloud, SerialNet and OpenMAC. BitCloud is a certified, ZigBee PRO software development platform supporting reliable, scalable, and secure wireless applications running on MeshNetics ZigBit modules. SerialNet allows programming of the module via serial AT-command interface. OpenMAC is MeshNetics' open source implementation of IEEE 802.15.4 MAC layer intended for embedded software experts and enthusiasts.

The applications include, but are not limited to:

- Building automation & monitoring
  - Lighting controls
  - Wireless smoke and CO detectors
- Structural integrity monitoring
- HVAC monitoring & control
- Inventory management
- Environmental monitoring

- Security
- Water metering
- Industrial monitoring
  - Machinery condition and performance monitoring
  - Monitoring of plant system parameters such as temperature, pressure, flow, tank level, humidity, vibration, etc.
- Automated meter reading (AMR)

## **Benefits**

- Over 6 km (4 miles) outdoor line-of-sight range
- Extended battery life
- Small physical footprint and low profile for optimum fit in even the smallest of devices
- Mesh networking capability
- Easy-to-use low cost Development Kit
- Single source of support for HW and SW

# Key features

- Ultra compact size (18.8 x 13.5 mm)
- High RX sensitivity (-110 dBm)
- Outperforming link budget (120 dB)
- Up to 10 dBm output power
- Very low power consumption (< 6 µA in sleep mode)</li>
- Ample memory resources (128K bytes of flash memory, 8K bytes RAM, 4K bytes EEPROM)
- Two modulation schemes (BPSK and O-QPSK)
- Wide range of interfaces (both analog and digital):
  - 9 spare GPIO, 2 spare IRQ lines
  - 4 ADC lines + 1 line for supply voltage control (up to 9 lines with JTAG disabled)
  - UART with CTS/RTS control
  - USART
  - 1<sup>2</sup>C
  - SPI
  - 1-Wire
  - Up to 30 lines configurable as GPIO
- Capability to write own MAC address into the EEPROM
- IEEE 802.15.4 compliant
- 868 / 915 MHz band
- BitCloud embedded software, including UART bootloader and AT command set

# **Abbreviations and Acronyms**

ADC	Analog-to-Digital Converter
API	Application Programming Interface
BPSK	Binary Phase-Shift Keying modulation scheme
DC	Direct Current
DTR	Data Terminal Ready
EEPROM	Electrically Erasable Programmable Read-Only Memory
ESD	Electrostatic Discharge
GPIO	General Purpose Input/Output
HVAC	Heating, Ventilating and Air Conditioning
HW	Hardware
l <sup>2</sup> C	Inter-Integrated Circuit
IEEE	Institute of Electrical and Electronics Engineers
IRQ	Interrupt Request
ISM	Industrial, Scientific and Medical radio band
JTAG	Digital interface for debugging of embedded devices, also known as IEEE 1149.1 standard interface
MAC	Medium Access Control layer
MCU	Microcontroller Unit. In this document, it also means the processor, which is the core of ZigBit module
O-QPSK	Offset Quadrature Phase-Shift Keying modulation scheme
OEM	Original Equipment Manufacturer
ΟΤΑ	Over-The-Air upgrade
PCB	Printed Circuit Board
PER	Packet Error Ratio
RAM	Random Access Memory
RF	Radio Frequency
RTS/CTS	Request to Send / Clear to Send
RX	Receive
SMA	Surface Mount Assembly
SPI	Serial Peripheral Interface bus
SW	Software
ТТМ	Time To Market
ТХ	Transmit

# **Mesh**Îetics

### ZigBit 900 OEM Modules

**Product Datasheet** 

UART	Universal Asynchronous Receiver/Transmitter
USART	Universal Synchronous/Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
ZDK	ZigBit Development Kit
ZigBee,	Wireless networking standards targeted at low-power sensor
ZigBee PRO	applications
802.15.4	The IEEE 802.15.4-2003 standard applicable to low-rate wireless Personal Area Networks

## **ZigBit 900 Module Overview**

ZigBit 900 is an extended-range low-power, high-sensitivity IEEE 802.15.4/ZigBee-compliant OEM module, which occupies less than a square inch of space. Based on a solid combination of Atmel's latest AVR Z-Link hardware platform, power amplifier and lownoise amplifier, the ZigBit 900 offers an unmatched combination of superior radio performance, ultra-low power consumption and exceptional ease of integration.


ZigBit 900 contains Atmel's ATmega1281V Microcontroller [4] and AT86RF212 RF Transceiver [5]. The module features 128K bytes flash memory and 8K bytes RAM.

ZigBit 900 already contains a complete RF/MCU design with all the necessary passive components included. The module can be easily mounted on a simple 2-layer PCB with a minimum of required external connection. Compared to a single-chip solution, a module-based solution offers considerable savings in development time and NRE cost per unit during the design, prototyping, and mass production phases of product development.

To jumpstart evaluation and development, MeshNetics also offers a complete set of evaluation and development tools. The new ZigBit 900 Development Kit [7] comes with everything you need to create custom applications around ZigBit 900 module.

The kit features MeshBean development boards (MNZB-EVB-900-B0) with an easy-to-access extension connector for attaching third party sensors and other peripherals, and a JTAG connector for easy application uploading and debugging.

The kit also includes sample applications in C to speed up application development, open source hardware interface layer and reference drivers for the all the module interfaces, intuitive development environment from Atmel, and comprehensive set of application notes and product tutorials.



ZigBit 900 modules comes bundled with BitCloud, a 2<sup>nd</sup> generation embedded software stack from MeshNetics. BitCloud is fully compliant with ZigBee PRO and ZigBee standards for wireless sensing and control [8], [9], [10], and it provides an augmented set of APIs which, while maintaining 100% compliance with the standard, offer extended functionality designed with developer's convenience and ease-of-use in mind.

Depending on end-user design requirements, ZigBit 900 can operate as a self-contained sensor node, where it would function as a single MCU, or it can be paired with a host processor driving the module over a serial interface. In the former case, a user application may be used with the BitCloud software allowing customization of embedded applications through BitCloud's C API.

In the latter case, the host processor controls data transmission and manages module peripherals via an extensive set of SerialNet AT commands. Thus, no firmware customization is required for a successful module design-in. Additionally, third-party sensors can be connected directly to the module, thus expanding the existing set of peripheral interfaces. The over-the-air control via AT-commands eases network configuration and speeds up application prototyping. It also enables wireless module configuration during OEM mass-production process, providing a flexible commissioning protocol for installation and maintenance of ZigBit 900-based devices.

# **Specifications**

Parameters	Range	Unit	Condition
Supply Voltage (V <sub>cc</sub> )	1.8 to 3.6	V	
Current Consumption: RX mode*	15	mA	
Current Consumption: TX mode*	20	mA	PTX=5 dBm
Current Consumption: Power Save mode*	<6	μΑ	

Current consumption actually depends on multiple factors, including but not limited to, the board design and materials, BitCloud settings, network activity, EEPROM read/write operations. It also depends on MCU load and/or peripherals used by an application.

<b>RF</b> Characteristics			
Parameters	Range	Unit	Condition
Frequency Band	868 – 868.6, 902 – 928	MHz	
Number of Channels	11		
Channel Spacing	2	MHz	
Transmitter Output Power	Min.: -11 Max: +8 (BPSK), +10 (O-QPSK)	dBm	
Receiver Sensitivity			AWGN channel, PER ≤ 1%
20 kbit/s <sup>**</sup> 40 kbit/s <sup>**</sup> 100 kbit/s <sup>**</sup> 250 kbit/s <sup>**</sup>	-110 -108 -101 -100	dBm	PSDU length of 20 octets
200 kbit/s 400 kbit/s 500 kbit/s 1000 kbit/s	-97 -90 -97 -92		PSDU length of 127 octets
On-Air Data Rate	20 (at 868 MHz), 40 (at 915 MHz)	kbps	BPSK modulation
	100 (at 868 MHz), 250 (at 915 MHz)		O-QPSK modulation
TX Output / Rx Input Nominal Impedance	100	Ohms	For balanced output
Range, outdoors*	6	km	With external 3 dBi antenna

\* Preliminary data

\*\* IEEE 802.15.4-2006 compliant

# MeshÑetics

ATmega1281V Microcontroller Characteristics				
Parameters	Value	Unit	Condition	
On-Chip Flash Memory Size	128	Kbytes		
On-Chip RAM Size	8	Kbytes		
On-Chip EEPROM Size	4	Kbytes		
Operation Frequency	4	MHz		

Module Interfaces Characteristics			
Parameters	Value	Unit	Condition
UART Maximum Baud Rate	38.4	kbps	
ADC Resolution / Conversion Time	10 / 200	Bits / μs	In the single conversion mode
ADC Input Resistance	> 1	MOhm	
ADC Reference Voltage (Vref)	1.0 to V <sub>cc</sub> - 0.3	V	
ADC Input Voltage	0 to Vref	V	
I <sup>2</sup> C Maximum Clock	222	kHz	
GPIO Output Voltage (High/Low)	2.3 / 0.5	V	(-10 / 5 mA, V <sub>cc=</sub> 3V)
Real Time Oscillator Frequency	32.768	kHz	

## Absolute Maximum Ratings\*\*

Parameter	Min Value	Max Value
Voltage of any Pin except RESET to Ground	- 0.5 V	V <sub>cc</sub> + 0.5 V
DC Current per I/O Pin		40 mA
DC Current D_VCC and DGND Pins		300 mA
Input RF Level		+ 5 dBm


\*\* **Absolute Maximum Ratings** are the values beyond which damage to the device may occur. Under no circumstances must the absolute maximum ratings given in this table be violated. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only. Functional operation of the device at these or other conditions, beyond those indicated in the operational sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Attention! ZigBit 900 is an ESD-sensitive device. Precaution should be taken when handling the device in order to prevent permanent damage.

# Physical/Environmental Characteristics and Outline

Parameter	Value	Notes
Size, mm	18.8 x 13.5 x 2.0	
Operating Temperature Range, °C	- 20 to +70	- 40 to + 85 operational <sup>1</sup>
Operating Relative Humidity Range, %	no more than 80%	




MNZB-900-B0 Mechanical Drawing

<sup>&</sup>lt;sup>1</sup> Minor degradation of clock stability may occur

# **Pin Configuration**

MNZB-900-B0 Pinout



Pin Assignment

Connector Pin	Pin Name	Description	I/O	Default State after power on	Notes, see the list below
1	SPI_CLK	Reserved for stack operation	0		4
2	SPI_MISO	Reserved for stack operation	I/O		4
3	SPI_MOSI	Reserved for stack operation	I/O		4
4	GPIO0	General purpose digital input/output 0	I/O	tri-state	2, 3, 4, 7
5	GPIO1	General purpose digital input/output 1	I/O	tri-state	2, 3, 4, 7
6	GPIO2	General purpose digital input/output 2	I/O	tri-state	2, 3, 4, 7
7	OSC32K_OUT	32.768 kHz clock output.	0		4, 5
8	RESET	Reset input (active low).	I		4
9, 22, 23	DGND	Digital ground			
10	CPU_CLK	RF clock output. When module is in active state, 4 MHz signal is present on this line. While module is in the sleeping state, clock generation is stopped also.	0		4
11	I2C_CLK	I <sup>2</sup> C serial clock output	0	tri-state	2, 3, 4, 7
12	I2C_DATA	I <sup>2</sup> C serial data input/output	I/O	tri-state	2, 3, 4, 7
13	UART_TXD	UART receive input	I	tri-state	1, 2, 3, 4, 7

# MeshÑetics

#### ZigBit 900 OEM Modules

**Product Datasheet** 

14UART_RXDUART transmit outputOtri-state1.2.3.4.715UART_RTSRTS input (Request To Send) for UART hardware flow control. Active low.1tri-state2.3.4.716UART_CTSCTS output (Clear To Send) for UART hardware flow control. Active low.0tri-state2.3.4.7.817GPI06General purpose digital input/output 61/0tri-state2.3.4.718GPI07General purpose digital input/output 71/0tri-state2.3.4.720GPI04General purpose digital input/output 41/0tri-state2.3.4.721GPI05General purpose digital input/output 41/0tri-state2.3.4.724.25D_VCCDigital supply voltage (V <sub>co</sub> )1/0tri-state2.3.4.627JTAG_TIMSJTAG test data input112.3.4.628JTAG_TIMSJTAG test data input112.3.4.629JTAG_TOJTAG test data output012.3.4.629JTAG_TCKJTAG test data output012.3.4.631ADC_INPUT_3ADC input channel 31tri-state2.3.732ADC_INPUT_4ADC input channel 21tri-state2.3.4.733BATADC input channel 11tri-state2.3.4.734A_VREFOutput/Input reference voltage for ADC1/0tri-state2.3.4.735AGNDAnalog ground1tri-state2.3.4.7<	Connector Pin	Pin Name	Description	I/O	Default State after power on	Notes, see the list below
13     UART_KTS     hardware flow control. Active low.     1     urstate       16     UART_CTS     CTS output (Clear To Send) for UART hardware flow control. Active low.     0     tri-state     2, 3, 4, 7, 8       17     GPIO6     General purpose digital input/output 6     1/0     tri-state     2, 3, 4, 7       18     GPIO7     General purpose digital input/output 3     1/0     tri-state     2, 3, 4, 7       20     GPIO4     General purpose digital input/output 4     1/0     tri-state     2, 3, 4, 7       21     GPIO5     General purpose digital input/output 5     1/0     tri-state     2, 3, 4, 6       27     JTAG_TMS     JTAG test mode select     1     2, 3, 4, 6     2, 3, 4, 6       28     JTAG_TDI     JTAG test data output     0     2, 3, 4, 6     2, 3, 4, 6       29     JTAG_TCK     JTAG test clock     1     1     tri-state     2, 3, 7       30     ADC_INPUT_2     ADC input channel 2     1     tri-state     2, 3, 7       31     ADC_INPUT_2     ADC input channel 0. Used for battery level measurement. This pin level equals	14	UART_RXD	UART transmit output	0	tri-state	1, 2, 3, 4, 7
16DART_CTShardware flow control. Active low.0It state17GPIO6General purpose digital input/output 6I/Otri-state2, 3, 4, 718GPIO7General purpose digital input/output 7I/Otri-state2, 3, 4, 719GPIO3General purpose digital input/output 3I/Otri-state2, 3, 4, 720GPIO4General purpose digital input/output 4I/Otri-state2, 3, 4, 721GPIO5General purpose digital input/output 5I/Otri-state2, 3, 4, 624, 25D_VCCDigital supply voltage (V <sub>cc</sub> )12, 3, 4, 627JTAG_TDIJTAG test mode select12, 3, 4, 628JTAG_TDVJTAG test data input02, 3, 4, 629JTAG_TCKJTAG test data outputO2, 3, 4, 630ADC_INPUT_3ADC input channel 31tri-state2, 3, 731ADC_INPUT_2ADC input channel 11tri-state2, 3, 733BATADC input channel 01tri-state2, 3, 734A_VREFOutput/Input reference voltage for ADCI/Otri-state2, 3, 4, 736GPIO_1WR1-Wire InterfaceI/Otri-state2, 3, 4, 737UART_DTRDTR input (Data Terminal Ready) for UART_Active Iow.Itri-state2, 3, 4, 738USART0_RXDUART/SPI external clock1tri-state2, 3, 4, 739USART0_TXDUART/SPI exte	15	UART_RTS		I	tri-state	2, 3, 4, 7
18     GPIO7     General purpose digital input/output 7     I/O     tri-state     2, 3, 4, 7       19     GPIO3     General purpose digital input/output 3     I/O     tri-state     2, 3, 4, 7       20     GPIO4     General purpose digital input/output 4     I/O     tri-state     2, 3, 4, 7       21     GPIO5     General purpose digital input/output 5     I/O     tri-state     2, 3, 4, 7       24, 25     D_VCC     Digital supply voltage (V <sub>co</sub> )     9     9     9       26     JTAG_TDI     JTAG test data input     I     2, 3, 4, 6     2       27     JTAG_TDO     JTAG test data output     O     2, 3, 4, 6       29     JTAG_TCK     JTAG test clock     I     2, 3, 4, 6       30     ADC_INPUT_3     ADC input channel 3     I     tri-state     2, 3, 7       31     ADC_INPUT_2     ADC input channel 1     I     tri-state     2, 3, 7       32     ADC_INPUT_1     ADC input channel 0. Used for battery     I     tri-state     2, 3, 7       33     BAT     Malog ground	16	UART_CTS		ο	tri-state	2, 3, 4, 7, 8
19     GPI03     General purpose digital input/output 3     I/O     tri-state     2, 3, 4, 7       20     GPI04     General purpose digital input/output 4     I/O     tri-state     2, 3, 4, 7       21     GPI05     General purpose digital input/output 5     I/O     tri-state     2, 3, 4, 7       24, 25     D_VCC     Digital supply voltage (V <sub>cc</sub> )     I     9       26     JTAG_TNS     JTAG test mode select     I     2, 3, 4, 6       27     JTAG_TDI     JTAG test data output     O     2, 3, 4, 6       28     JTAG_TDO     JTAG test data output     O     2, 3, 4, 6       29     JTAG_TCK     JTAG test data output     O     2, 3, 4, 6       30     ADC_INPUT_3     ADC input channel 3     I     tri-state     2, 3, 7       31     ADC_INPUT_1     ADC input channel 2     I     tri-state     2, 3, 7       33     BAT     Cinput channel 0. Used for battery level measurement. This pin level equals to VCC / 3.     I     tri-state     2, 3, 7       34     A_VREF     Output/Input reference voltage for ADC     <	17	GPIO6	General purpose digital input/output 6	I/O	tri-state	2, 3, 4, 7
20GPIO4General purpose digital input/output 4I/Otri-state2, 3, 4, 721GPIO5General purpose digital input/output 5I/Otri-state2, 3, 4, 724, 25D_VCCDigital supply voltage (V <sub>cc</sub> )926JTAG_TIMSJTAG test mode selectI2, 3, 4, 627JTAG_TDIJTAG test data inputI2, 3, 4, 628JTAG_TDOJTAG test data outputO2, 3, 4, 629JTAG_TCKJTAG test data outputO2, 3, 4, 630ADC_INPUT_3ADC input channel 3Itri-state2, 3, 731ADC_INPUT_2ADC input channel 2Itri-state2, 3, 732ADC_INPUT_1ADC input channel 0. Used for battery level measurement. This pin level equals level measurement. This pin level equalsItri-state33BATAnalog groundItri-state2, 3, 4, 734A_VREFOutput/Input reference voltage for ADCI/Otri-state35AGNDAnalog groundItri-state2, 3, 4, 736GPIO_1WR1-Wire InterfaceI/Otri-state2, 3, 4, 737UART_DTRDTR input (Data Terminal Ready) for UART. Active low.Itri-state2, 3, 4, 738USART0_RXDUART/SPI receive pinItri-state2, 3, 4, 740USART0_EXCLKUART/SPI external clockItri-state2, 3, 4, 741GPIO8General purpose digital input/outpu	18	GPIO7	General purpose digital input/output 7	I/O	tri-state	2, 3, 4, 7
21GPIO5General purpose digital input/output 5I/Otri-state2, 3, 4, 724, 25D_VCCDigital supply voltage (V_{cc})I926JTAG_TMSJTAG test mode selectI2, 3, 4, 627JTAG_TDIJTAG test data inputI2, 3, 4, 628JTAG_TDOJTAG test data outputO2, 3, 4, 629JTAG_TCKJTAG test clockI2, 3, 4, 630ADC_INPUT_3ADC input channel 3Itri-state31ADC_INPUT_2ADC input channel 1Itri-state32ADC_INPUT_1ADC input channel 0. Used for battery level measurement. This pin level equals to VCC / 3.Itri-state33BATADC input channel 0. Used for battery level measurement. This pin level equals to VCC / 3.I/Otri-state34A_VREFOutput/Input reference voltage for ADCI/Otri-state36GPI0_1WR1-Wire InterfaceI/Oz, 3, 4, 737UART_DTRDTR input (Data Terminal Ready) for UART.Active low.Itri-state38USART0_RXDUART/SPI receive pinItri-state2, 3, 4, 740USART0_EXTCLKUART/SPI external clockItri-state2, 3, 4, 741GPIO8General purpose digital input/output 8I/Otri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog groundI/O <td>19</td> <td>GPIO3</td> <td>General purpose digital input/output 3</td> <td>I/O</td> <td>tri-state</td> <td>2, 3, 4, 7</td>	19	GPIO3	General purpose digital input/output 3	I/O	tri-state	2, 3, 4, 7
24, 25D_VCCDigital supply voltage (V_{co})Image: space spac	20	GPIO4	General purpose digital input/output 4	I/O	tri-state	2, 3, 4, 7
26JTAG_TMSJTAG test mode selectI2, 3, 4, 627JTAG_TDIJTAG test data inputI2, 3, 4, 628JTAG_TDOJTAG test data outputO2, 3, 4, 629JTAG_TCKJTAG test data outputO2, 3, 4, 630ADC_INPUT_3ADC input channel 3Itri-state2, 3, 731ADC_INPUT_2ADC input channel 2Itri-state2, 3, 732ADC_INPUT_1ADC input channel 1Itri-state2, 3, 733BATADC input channel 0. Used for battery level measurement. This pin level equals to VCC / 3.Itri-state2, 3, 734A_VREFOutput/Input reference voltage for ADCI/Otri-state2, 3, 4, 736GPIO_1WR1-Wire InterfaceI/OL2, 3, 4, 737UART_DTRDTR input (Data Terminal Ready) for UART. Active low.Itri-state2, 3, 4, 738USART0_RXDUART/SPI receive pinItri-state2, 3, 4, 740USART0_EXTCLKUART/SPI external clockItri-state2, 3, 4, 741GPI08General purpose digital input/output 8I/Otri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog groundItri-state2, 3, 4, 744KFP_IODifferential RF input/output.I/OII	21	GPIO5	General purpose digital input/output 5	I/O	tri-state	2, 3, 4, 7
27JTAG_TDIJTAG test data inputII2, 3, 4, 628JTAG_TDOJTAG test data outputO2, 3, 4, 629JTAG_TCKJTAG test clockI2, 3, 4, 630ADC_INPUT_3ADC input channel 3Itri-state2, 3, 731ADC_INPUT_2ADC input channel 2Itri-state2, 3, 732ADC_INPUT_1ADC input channel 0. Used for battery level measurement. This pin level equalsItri-state2, 3, 733BATADC input channel 0. Used for battery level measurement. This pin level equalsItri-state2, 3, 734A_VREFOutput/Input reference voltage for ADCI/Otri-state2, 3, 4, 736GPIO_1WR1-Wire InterfaceI/Otri-state2, 3, 4, 737UART_DTRDTR input (Data Terminal Ready) for UART. Active low.Itri-state2, 3, 4, 738USART0_TXDUART/SPI receive pinItri-state2, 3, 4, 740USART0_EXTCLKUART/SPI external clockItri-state2, 3, 4, 741GPIO8General purpose digital input/output 8I/Otri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog groundItri-state2, 3, 4, 745RFP_IODifferential RF input/output.I/OItri-state2, 3, 4, 7	24, 25	D_VCC	Digital supply voltage ( $V_{cc}$ )			9
28JTAG_TDOJTAG test data outputO2, 3, 4, 629JTAG_TCKJTAG test clockI2, 3, 4, 630ADC_INPUT_3ADC input channel 3Itri-state2, 3, 731ADC_INPUT_2ADC input channel 2Itri-state2, 3, 732ADC_INPUT_1ADC input channel 1Itri-state2, 3, 733BATADC input channel 0. Used for battery level measurement. This pin level equals to VCC / 3.Itri-state2, 3, 734A_VREFOutput/Input reference voltage for ADCI/Otri-state2, 3, 4, 736GPIO_1WR1-Wire InterfaceI/Otri-state2, 3, 4, 737UART_DTRDTR input (Data Terminal Ready) for UART. Active low.Itri-state2, 3, 4, 738USART0_RXDUART/SPI receive pinItri-state2, 3, 4, 739USART0_TXDUART/SPI external clockItri-state2, 3, 4, 741GPIO8General purpose digital input/output 8I/Otri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 7443RF_GNDRF analog groundItri-state2, 3, 4, 7445RFP_IODifferential RF input/output.I/OItri-state2, 3, 4, 7	26	JTAG_TMS	JTAG test mode select	I		2, 3, 4, 6
29JTAG_TCKJTAG test clockI2, 3, 4, 630ADC_INPUT_3ADC input channel 3Itri-state2, 3, 731ADC_INPUT_2ADC input channel 2Itri-state2, 3, 732ADC_INPUT_1ADC input channel 1Itri-state2, 3, 733BATADC input channel 0. Used for battery level measurement. This pin level equals to VCC / 3.Itri-state2, 3, 734A_VREFOutput/Input reference voltage for ADCI/Otri-state2, 3, 4, 736GPI0_1WR1-Wire InterfaceI/Otri-state2, 3, 4, 737UART_DTRDTR input (Data Terminal Ready) for UART_Active low.Itri-state2, 3, 4, 738USART0_RXDUART/SPI receive pinItri-state2, 3, 4, 740USART0_EXTCLKUART/SPI external clockItri-state2, 3, 4, 741GPI08General purpose digital input/output 8I/Otri-state2, 3, 4, 743IRQ_6Digital input interrupt request 7Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog groundItri-state2, 3, 4, 745RFP_IODifferential RF input/output.I/OII	27	JTAG_TDI	JTAG test data input	I		2, 3, 4, 6
30ADC_INPUT_3ADC input channel 3Itri-state2, 3, 731ADC_INPUT_2ADC input channel 2Itri-state2, 3, 732ADC_INPUT_1ADC input channel 1Itri-state2, 3, 733BATADC input channel 0. Used for battery level measurement. This pin level equals to VCC / 3.Itri-state2, 3, 734A_VREFOutput/Input reference voltage for ADCI/Otri-state2, 3, 4, 736GPIO_1WR1-Wire InterfaceI/Oz, 3, 4, 737UART_DTRDTR input (Data Terminal Ready) for UART. Active Iow.Itri-state2, 3, 4, 738USART0_RXDUART/SPI receive pinItri-state2, 3, 4, 740USART0_EXTCLKUART/SPI receive pinItri-state2, 3, 4, 741GPIO8General purpose digital input/output 8I/Otri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog groundItri-state2, 3, 4, 745RFP_IODifferential RF input/output.I/OItri-state2, 3, 4, 7	28	JTAG_TDO	JTAG test data output	0		2, 3, 4, 6
31ADC_INPUT_2ADC input channel 2Itri-state2, 3, 732ADC_INPUT_1ADC input channel 1Itri-state2, 3, 733BATADC input channel 0. Used for battery level measurement. This pin level equals to VCC / 3.Itri-state2, 3, 734A_VREFOutput/Input reference voltage for ADCI/Otri-state2, 3, 4, 735AGNDAnalog groundIItri-state36GPIO_1WR1-Wire InterfaceI/OItri-state2, 3, 4, 737UART_DTRDTR input (Data Terminal Ready) for UART. Active low.Itri-state2, 3, 4, 738USART0_RXDUART/SPI receive pinItri-state2, 3, 4, 740USART0_EXTCLKUART/SPI external clockItri-state2, 3, 4, 741GPIO8General purpose digital input/output 8I/Otri-state2, 3, 4, 743IRQ_6Digital input interrupt request 7Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog groundII/OI/O45RFP_IODifferential RF input/output.I/OI/OI/O	29	JTAG_TCK	JTAG test clock	I		2, 3, 4, 6
32ADC_INPUT_1ADC input channel 1Itri-state2, 3, 733BATADC input channel 0. Used for battery level measurement. This pin level equals to VCC / 3.Itri-state2, 3, 734A_VREFOutput/Input reference voltage for ADCI/Otri-state2, 3, 4, 735AGNDAnalog ground36GPI0_1WR1-Wire InterfaceI/O1/O2, 3, 4, 737UART_DTRDTR input (Data Terminal Ready) for UART. Active Iow.Itri-state2, 3, 4, 738USART0_RXDUART/SPI receive pinItri-state2, 3, 4, 739USART0_TXDUART/SPI receive pinItri-state2, 3, 4, 740USART0_EXTCLKUART/SPI external clockItri-state2, 3, 4, 741GPI08General purpose digital input/output 8I/Otri-state2, 3, 4, 743IRQ_6Digital input interrupt request 7Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog ground45RFP_IODifferential RF input/output.I/O	30	ADC_INPUT_3	ADC input channel 3	I	tri-state	2, 3, 7
33ADC input channel 0. Used for battery level measurement. This pin level equals to VCC / 3.Itri-state2, 3, 734A_VREFOutput/Input reference voltage for ADCI/Otri-state135AGNDAnalog groundIIIItri-stateIIII36GPIO_1WR1-Wire InterfaceI/O2, 3, 4, 737UART_DTRDTR input (Data Terminal Ready) for UART. Active low.Itri-state2, 3, 4, 738USART0_RXDUART/SPI receive pinItri-state2, 3, 4, 739USART0_TXDUART/SPI transmit pinOtri-state2, 3, 4, 740USART0_EXTCLKUART/SPI external clockItri-state2, 3, 4, 741GPI08General purpose digital input/output 8I/Otri-state2, 3, 4, 742IRQ_7Digital input interrupt request 7Itri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog groundI/OIIItri-state2, 3, 4, 745RFP_IODifferential RF input/output.I/OIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	31	ADC_INPUT_2	ADC input channel 2	I	tri-state	2, 3, 7
33BATlevel measurement. This pin level equals to VCC / 3.1tri-state34A_VREFOutput/Input reference voltage for ADCI/Otri-state35AGNDAnalog groundII/O2, 3, 4, 736GPIO_1WR1-Wire InterfaceI/OI/O2, 3, 4, 737UART_DTRDTR input (Data Terminal Ready) for UART. Active low.Itri-state2, 3, 4, 738USART0_RXDUART/SPI receive pinItri-state2, 3, 4, 739USART0_TXDUART/SPI transmit pinOtri-state2, 3, 4, 740USART0_EXTCLKUART/SPI external clockItri-state2, 3, 4, 741GPIO8General purpose digital input/output 8I/Otri-state2, 3, 4, 742IRQ_7Digital input interrupt request 7Itri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog groundI/Otri-state2, 3, 4, 745RFP_IODifferential RF input/output.I/OI/OI/O	32	ADC_INPUT_1	ADC input channel 1	I	tri-state	2, 3, 7
35AGNDAnalog groundImage: Constraint of the second	33	BAT	level measurement. This pin level equals	I	tri-state	2, 3, 7
36GPIO_1WR1-Wire InterfaceI/O2, 3, 4, 737UART_DTRDTR input (Data Terminal Ready) for UART. Active low.Itri-state2, 3, 4, 738USART0_RXDUART/SPI receive pinItri-state2, 3, 4, 739USART0_TXDUART/SPI transmit pinOtri-state2, 3, 4, 740USART0_EXTCLKUART/SPI external clockItri-state2, 3, 4, 741GPIO8General purpose digital input/output 8I/Otri-state2, 3, 4, 742IRQ_7Digital input interrupt request 7Itri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog groundI/OII45RFP_IODifferential RF input/output.I/OII	34	A_VREF	Output/Input reference voltage for ADC	I/O	tri-state	
37UART_DTRDTR input (Data Terminal Ready) for UART. Active low.Itri-state2, 3, 4, 738USART0_RXDUART/SPI receive pinItri-state2, 3, 4, 739USART0_TXDUART/SPI receive pinOtri-state2, 3, 4, 740USART0_EXTCLKUART/SPI external clockItri-state2, 3, 4, 741GPI08General purpose digital input/output 8I/Otri-state2, 3, 4, 742IRQ_7Digital input interrupt request 7Itri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog groundIItri-state2, 3, 4, 745RFP_IODifferential RF input/output.I/OIII	35	AGND	Analog ground			
37UART_DTRUART. Active low.1Iti-state38USART0_RXDUART/SPI receive pin1tri-state2, 3, 4, 739USART0_TXDUART/SPI transmit pinOtri-state2, 3, 4, 740USART0_EXTCLKUART/SPI external clockItri-state2, 3, 4, 741GPIO8General purpose digital input/output 8I/Otri-state2, 3, 4, 742IRQ_7Digital input interrupt request 7Itri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog groundI/OII45RFP_IODifferential RF input/output.I/OII	36	GPIO_1WR	1-Wire Interface	I/O		2, 3, 4, 7
39USART0_TXDUART/SPI transmit pinOtri-state2, 3, 4, 740USART0_EXTCLKUART/SPI external clockItri-state2, 3, 4, 741GPIO8General purpose digital input/output 8I/Otri-state2, 3, 4, 742IRQ_7Digital input interrupt request 7Itri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog ground45RFP_IODifferential RF input/output.I/O	37	UART_DTR		I	tri-state	2, 3, 4, 7
40USART0_EXTCLKUART/SPI external clockItri-state2, 3, 4, 741GPI08General purpose digital input/output 8I/Otri-state2, 3, 4, 742IRQ_7Digital input interrupt request 7Itri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog ground	38	USART0_RXD	UART/SPI receive pin	I	tri-state	2, 3, 4, 7
41GPIO8General purpose digital input/output 8I/Otri-state2, 3, 4, 742IRQ_7Digital input interrupt request 7Itri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog ground45RFP_IODifferential RF input/output.I/O	39	USART0_TXD	UART/SPI transmit pin	0	tri-state	2, 3, 4, 7
42IRQ_7Digital input interrupt request 7Itri-state2, 3, 4, 743IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog ground45RFP_IODifferential RF input/output.I/O	40	USART0_EXTCLK	UART/SPI external clock	I	tri-state	2, 3, 4, 7
43IRQ_6Digital input interrupt request 6Itri-state2, 3, 4, 744, 46, 48RF_GNDRF analog ground45RFP_IODifferential RF input/output.I/O	41	GPIO8	General purpose digital input/output 8	I/O	tri-state	2, 3, 4, 7
44, 46, 48 RF_GND RF analog ground   45 RFP_IO Differential RF input/output. I/O	42	IRQ_7	Digital input interrupt request 7	I	tri-state	2, 3, 4, 7
45 RFP_IO Differential RF input/output. I/O	43	IRQ_6	Digital input interrupt request 6	Ι	tri-state	2, 3, 4, 7
	44, 46, 48	RF_GND	RF analog ground			
47 RFN_IO Differential RF input/output. I/O	45	RFP_IO	Differential RF input/output.	I/O		
	47	RFN_IO	Differential RF input/output.	I/O		

#### Notes:

1. The UART\_TXD pin is intended for input (i.e. its designation as "TXD" implies some complex system containing ZigBit 900 as its RF terminal unit), while UART\_RXD pin, vice versa, is for output.

2. Most of pins can be configured for general purpose I/O or for some alternate functions as described in details in the ATmega1281V Datasheet [4].


# MeshNetics

- 3. GPIO pins can be programmed either for output, or for input with/without pull-up resistors. Output pin drivers are strong enough to drive LED displays directly (refer to figures on pages 387-388, [4]).
- 4. All digital pins are provided with protection diodes to D\_VCC and DGND.
- 5. It is strongly recommended to avoid assigning an alternate function for OSC32K\_OUT pin because it can be used by BitCloud. However, this signal can be used in rare cases if other peripheral or host processor requires 32.768 kHz clock, otherwise this pin should be disconnected.
- 6. Normally, JTAG\_TMS, JTAG\_TDI, JTAG\_TDO, JTAG\_TCK pins are used for on-chip debugging and flash burning. They can be used for A/D conversion if JTAGEN fuse is disabled.
- 7. The following pins can be configured with the BitCloud software to be general-purpose I/O lines: GPIO0, GPIO1, GPIO2, GPIO3, GPIO4, GPIO5, GPIO6, GPIO7, GPIO8, GPIO\_1WR, I2C\_CLK, I2C\_DATA, UART\_TXD, UART\_RXD, UART\_RTS, UART\_CTS, ADC\_INPUT\_3, ADC\_INPUT\_2, ADC\_INPUT\_1, BAT, UART\_DTR, USART0\_RXD, USART0\_TXD, USART0\_EXTCLK, IRQ\_7, IRQ\_6. Additionally, four JTAG lines can be programmed as GPIO as well, but this requires changing the fuse bits. Then, JTAG debugging would be disabled.
- 8. With BitCloud, CTS pin can be configured to indicate sleep/active condition of the module thus providing mechanism for power management of host processor. If this function is necessary, connection of this pin to external pull-down resistor is recommended to prevent the undesirable transients during module reset process.
- 9. Using ferrite bead and 1 µF capacitor located closely to the power supply pin is recommended, as shown in *Typical Application Schematics* below.




**Product Datasheet** 

Typical Antenna Schematics



# **Mounting Information**



The above diagrams show the PCB layout recommended for ZigBit 900 module. Neither via-holes nor wires are allowed on the PCB upper layer in area occupied by the module. As a critical requirement, RF\_GND pins should be grounded via several holes to be located right next to pins thus minimizing inductance and preventing both mismatch and losses.

# **Soldering Profile**

The J-STD-020C-compliant soldering profile is recommended, as given below.

Soldering Profile


Profile Feature	Green Package
Average ramp-up rate (217 °C to peak)	3 °C/s max.
Preheat temperature 175 °C ± 25 °C	180 s max.
Temperature maintained above 217 °C	60 s to 150 s
Time within 5 °C of actual peak temperature	20 s to 40 s
Peak temperature range	260 °C
Ramp-down rate	6 °C/s max.
Time 25 °C to peak temperature	8 minutes max.

**Note:** The package is backward compatible with Pb/Sn soldering profile.

## Antenna Reference Design

This section presents PCB design which may be used to combine ZigBit 900 with external antenna.

FCC/CE compliant RF reference design with RP-SMA connector recommended for MNZB-900-B0



Material: FR-4. thickness 1 mm All dimensions are in millimeters

Multiple factors affect proper antenna match, hence, affecting the antenna pattern. The particular factors are the board material and thickness, shields, the material used for enclosure, the board neighborhood, and other components adjacent to antenna.

#### **General Recommendations:**

- Metal enclosure should not be used. Using low profile enclosure might also affect antenna tuning.
- Placing high profile components next to antenna should be avoided.
- Having holes punched around the periphery of the board eliminates parasitic radiation from the board edges also distorting antenna pattern.
- ZigBit 900 module should not be placed next to consumer electronics which might interfere with ZigBit 900's RF frequency band.

The board design should prevent propagation of microwave field inside the board material. Electromagnetic waves of high frequency may penetrate the board thus making the edges of the board radiate, which may distort the antenna pattern. To eliminate this effect, metalized and grounded holes must be placed around the board's edges.

## **Related Documents**

- [1] ZigBit™ OEM Modules. Product Datasheet. MeshNetics Doc. M-251~01
- [2] ZigBit<sup>™</sup> Development Kit User's Guide. MeshNetics Doc. S-ZDK-451~01
- [3] ZigBit™ Amp OEM Modules. Product Datasheet. MeshNetics Doc. M-251~03



- [4] Atmel 8-bit AVR Microcontroller with 64K/128K/256K Bytes In-System Programmable Flash. 2549F-AVR-04/06
- [5] Atmel AT86RF212 Low Power 800/900 MHz Transceiver for IEEE 802.15.4b, Zigbee, and ISM Applications. Preliminary specification. Rev. 2007-11-27.
- [6] Ultra Small Surface Mount Coaxial Connectors Low Profile 1.9mm or 2.4mm Mated Height. http://www.hirose.co.jp/cataloge\_hp/e32119372.pdf
- [7] ZigBit 900 Development Kit. User's Guide. MeshNetics Doc. S-ZDK-451~03
- [8] IEEE Std 802.15.4-2003 IEEE Standard for Information technology Part 15.4 Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (LR-WPANs)
- [9] ZigBee Specification. ZigBee Document 053474r17, October 19, 2007
- [10] BitCloud™ IEEE802.15.4/ZigBee Software. Product Datasheet. MeshNetics Doc. M-252~08

## **Ordering Information**

Contact MeshNetics for ordering ZigBit 900 modules and/or ZigBit 900 Development Kit.

Please specify the product part number and description when ordering ZigBit 900 modules:

Part Number	Description
MNZB-900-B0	868/915 MHz IEEE802.15.4/ZigBee OEM Module with Balanced RF Port

The ZigBit 900 Development Kit is offered with 2 support packages:

- ZigBit 900 Development Kit Lite offers access to standard evaluation and development tools and comes with 45 days of complimentary support. This option is good for product demonstration, platform evaluation and quick application prototyping.
- ZigBit 900 Development Kit Complete comes with 1 year of professional support which provides users with continuous software updates, dedicated design-in support, and RF design assistance. It's ideal for customers engaged in a full cycle of developing, prototyping, and launching innovative products made possible by MeshNetics ZigBit wireless platform. It also features early software release access, and additional sample applications, including sources for WSN Demo application, examples of API use, and more.

ZSDK Edition	Lite	Complete
Part Number	MNZB-DKL-900	MNZB-DKC-900
Support Duration	45 days	1 year
Hardware design support	+	+
RF design support	+	+
Software development support	+	+
Early software release access <sup>2</sup>	_	+
Access to Gerber Files <sup>3</sup>	-	+
Access to bootloader source code <sup>4</sup>	_	+

<sup>&</sup>lt;sup>2</sup> Early software release access covers technology previews and demos, preliminary datasheets, and advance product announcements.

<sup>&</sup>lt;sup>3</sup> MeshBean Gerber files greatly expedite custom PCB design-in and accelerate TTM for customer's specific products based on ZigBit modules and peripherals used within MeshBean development platform such as USB extension, sensor adaptations and others.

<sup>&</sup>lt;sup>4</sup> Access to serial bootloader source code is essential in building custom tools for serial and OTA upgrades.

# **Mesh**Îetics

#### ZigBit 900 OEM Modules

#### **Product Datasheet**

Additional sample applications <sup>5</sup>	-	+
Response time	72 h, workdays	72 h, workdays
Support channel	E-mail	E-mail

<sup>&</sup>lt;sup>5</sup> Additional sample applications include sources for (1) the embedded portion of WSN Demo, featuring the most comprehensive example of a typical data acquisition scenario, (2) smaller examples of API use, which may be used as application "building blocks", (3) sample applications featuring integration of ZigBit w/ 3-rd party sensors.

# Disclaimer

MeshNetics believes that all information is correct and accurate at the time of issue. MeshNetics reserves the right to make changes to this product without prior notice. Please visit MeshNetics website for the latest available version.

MeshNetics does not assume any responsibility for the use of the described product or convey any license under its patent rights.

MeshNetics warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with MeshNetics standard warranty. Testing and other quality control techniques are used to the extent MeshNetics deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

## Trademarks

MeshNetics<sup>®</sup>, ZigBit, BitCloud, SensiLink, LuxLabs, Luxoft Labs, and MeshNetics, Luxoft Labs and ZigBit logos are trademarks of LuxLabs Ltd, dba MeshNetics.

All other product names, trade names, trademarks, logos or service names are the property of their respective owners.

## **Technical Support**

Technical support is provided by MeshNetics.

E-mail: support@meshnetics.com

Please refer to Support Terms and Conditions for full details.

# **Contact Information**

#### **MeshNetics**

EMEA Office Am Brauhaus 12 01099, Dresden, Germany Tel: +49 351 8134 228 Office hours: 8:00am - 5:00pm (Central European Time) Fax: +49 351 8134 200

US Office 5110 N. 44th St., Suite L200 Phoenix, AZ 85018 USA Tel: (602) 343-8244 Office hours: 9:00am - 6:00pm (Mountain Standard Time) Fax: (602) 343-8245

Russia Office 9 Dmitrovskoye Shosse, Moscow 127434, Russia Tel: +7 (495) 725 8125 Office hours: 8:00am - 5:00pm (Central European Time) Fax: +7 (495) 725 8116

E-mail: info@meshnetics.com

www.meshnetics.com

#### © 2008 MeshNetics. All rights reserved.

No part of the contents of this manual may be transmitted or reproduced in any form or by any means without the written permission of MeshNetics.